

Subject Code: 21CS43



Hanumanthu  
Dept. of CSE  
4th sem

Subject :- MICROCONTROLLER & EMBEDDED SYSTEM

Module - 01 :- ARM Embedded System  
& ARM Processor fundamental  
- also

Topic - 01

Microprocessors versus Microcontrollers

Questions

1. Differentiate Microprocessor and Microcontroller

Ans :-

Microprocessor

\* Microprocessor contains ALU, General purpose Register, Stack pointer, program counter, clock Timing circuit & Interrupt circuit.

\* It has many Instructions to Move data Between memory & CPU.

Micro controller

\* Micro controller contains the circuitry of Microprocessor & in Addition it has built-in ROM, RAM, I/O devices, Timers & counters.

\* It has one ~~or~~ Two instructions to Move data Between memory & CPU.



\* It has one or two bit handling instructions.

\* It has many bit handling instructions.

\* Access times for memory & I/O devices are more

\* Less access times for built-in memory & I/O devices.

\* Microprocessor Based System Requires more hardware.

\* Microcontroller Based System Requires less hardware reducing PCB size & increasing the reliability.

\* Microprocessor Based system is more flexible in design point of view.

\* Less flexible in design point of view.

\* It has single memory map for data & code.

\* It has separate memory map for data & code.

\* Less number of pins are multi-functioned

\* More number of pins are multi-functioned.



## The RISC Design Philosophy.

### Questions

2. Explain Briefly The RISC Design philosophy.

Ans:-

RISC - Reduced Instruction Set Computer.

Features of RISC

- \* It is intended as a contrast with CISC machines which are Complex Instruction Set Computers
- \* Most RISC Processors Use Hardwired control.
- \* The most of the RISC processors use 32-bit Instructions.
- \* They have very few Instructions.
- \* The Instructions are predominantly Register-Based.



- \* The limited (3 to 5) Addressing modes are used by these processors.
- \* The Memory Access Cycle is Broken into pipelined Access operation.
- \* This involves the use of Caches of and working Registers.
- \* A large Register file & Separate Instruction & data caches are used.
- \* Using Hardwired control the clock Cycle per Instruction (CPI) are Reduced to 1. for most RISC Instructions.
- \* RISC Architecture is used in ARM cores.

## RISC Design



- \* RISC processor are Designed to Execute Simple But powerful Instructions within a single cycle at a high clock speed.



\* RISC processors follow the  
Four Major Design Rule



## 1. Instructions

- \* Reduced Number of Instructions : provides Limited number of Instructions, which simplifies the design of Control Unit.
- \* Simple Instruction format with fixed Instruction length.
- \* The Instruction length is Aligned on word Boundaries
- \* Hardwired Instruction
  - \* There is no need for micro instructions.
  - \* The Machine Instructions can be Hardwired.
  - \* These Instructions are Executed faster than the Instructions implemented with micro instructions.



\* One Instruction per Cycle

\* RISC processor Execute one Instruction in a single cycle.

\* In RISC processors there is an one Instruction per machine cycle

## 2. Pipelines

\* The CPU contains Several Independent Units that work in parallel.

\* One of them fetches the Instructions & other ones Decode & Execute them.

\* All RISC processors provide this pipelining feature.

\* RISC processor most Instructions are Register to Register.

There are Two phase

1. Instruction Fetch (I)

2. Execute (E).





\* In case of load & store Instructions

Three phases are required.

1. Instruction Fetch (I)

2. Execute (E)

3. Data Transfer (D).

### 3. Register

\* Register to Register Operations

\* RISC processors have a large number of general purpose Registers & they use Efficient compiler Technology to optimize Register Usage.

\* It is the most Important characteristics of RISC processor.

\* This Architecture Encourages the Optimization of Register.



#### 4. Load - Store Architecture

- \* RISC processor Operate on data held in Register.
- \* Load & store Instructions Transfer data Between the Register Bank & External Memory.



13. Give the comparison between RIsc and CISC

Ans:-

| Characteristics          | RIsc                                | CISC                                                                              |
|--------------------------|-------------------------------------|-----------------------------------------------------------------------------------|
| 1. Instruction Size      | Fixed                               | Varies                                                                            |
| 2. Instruction Length    | 4 - Bytes                           | 1, 2, 3 @ 4 Bytes                                                                 |
| 3. Number of Instruction | Less                                | more.                                                                             |
| 4. Instruction decoding  | Easy (quick to decode)              | Serial (slow) to decode.                                                          |
| 5. Instruction Semantics | Almost Always one simple operation. | Varies from simple to complex. possibly many dependent operation per Instruction. |



3. Give the comparison Between RIsc and CISC

Ans:-

| Characteristics          | RIsc                                | CISC                                                                              |
|--------------------------|-------------------------------------|-----------------------------------------------------------------------------------|
| 1. Instruction Size      | Fixed                               | Varies                                                                            |
| 2. Instruction Length    | 4 - Bytes                           | 1, 2, 3 @ 4 Bytes                                                                 |
| 3. Number of Instruction | Less                                | More.                                                                             |
| 4. Instruction decoding  | Easy (quick to decode)              | Serial (slow) to decode.                                                          |
| 5. Instruction Semantics | Almost Always one simple operation. | Varies from simple to complex. possibly many dependent operation per Instruction. |



|                                 |                                                           |                                                                   |
|---------------------------------|-----------------------------------------------------------|-------------------------------------------------------------------|
| 6. Addressing Mode.             | Complex Addressing modes are synthesized in software.     | Support complex Addressing modes.                                 |
| 7. Instruction Execution speed. | Medium                                                    | slow.                                                             |
| 8. Instruction Execution        | By Hardware. simple instructions taking one cycle.        | By Micro program. complex instructions taking multiple cycles.    |
| 9. Registers                    | many. General purpose                                     | Few. may be special purpose.                                      |
| 10. Memory References           | Not combined with operations i.e load/store Architecture. | combined with operations in many different types of instructions. |
| 11. Hardware                    | Simple                                                    | Complicated.                                                      |



|                           |                                                                         |                                                           |
|---------------------------|-------------------------------------------------------------------------|-----------------------------------------------------------|
| 12. Hardware design focus | Take the Advantages of Implementations with one pipeline & no microcode | Take Advantage of micro-code implementations.             |
| 13. Memory Access.        | Rarely                                                                  | Frequently.                                               |
| 14. Instruction format    | Regular, consistent placement of fields                                 | Field placement varies.                                   |
| 15. Pipelined             | Highly pipelined.                                                       | Not pipelined or less pipelined.                          |
| 16. Conditional Jump      | Can be Based on a Bit Anywhere in Memory                                | Conditional jump is usually Based on Status Register Bit. |
| 17. Compilers             | Complicated                                                             | Simple                                                    |
| 18. Examples              | Intel x86, Motorola 6800 Series                                         | ARM 8051, Atmel, AVR, etc.                                |



Topic-03

## The ARM Design philosophy

### Questions

Q. Explain Briefly the ARM Design philosophy.

Ans:-

The Features of RISC which are Accepted By ARM processors

\* A Large Uniform Register file

ARM processor contains a large number of Register like a RISC.

2. A load-store Architecture

\* ARM processor Uses a RISC Architect-ure.

\* It contains a large number of Registers



\* The Instruction Set contains Separate load & store Instructions for Transferring data Between the Register Bank & External Memory.

+ Simple Addressing Modes, with all load/store Addresses Being determined from Register contents & Instruction fields only.

4. Uniform & fixed-length (32-bit) Instruction fields

\* ARM processor Instruction Set contain a Reduced number of instructions.

+ These Instruction perform simple operations which can be Executed in a single cycle.

\* Each Instruction is a fixed length.

+ The Uniform & fixed-length Instruction fields Simplify the Instruction decoding.



## 5. Three - Address Instruction Format

\* Most Instruction of RISC & ARM processor have Three Address Instruction formats.

\* i.e. Two Source Operands are Stored in Two different Address Locations & Third Operand in a Third Address Location.

The Features of RISC which are Rejected  
By ARM processors

### 1. Register window

\* The main problem with Register window is the large chip Area occupied by the large number of Registers.

\* This feature is Rejected by ARM processors to Reduce cost.



## 2. Delayed Branches

\* when Branch Instruction Appears in a program & hence in a pipeline, a delay slot is created.

\* This causes pipeline problems since this is the disturbance to the smooth flow of Instructions.

\* This delay slot is filled with some Useful Instruction, which in most cases will be Executed.

\* Original ARM does not use delayed Branch since they make Exception handling More Complex.

## 3. Single Cycle Execution of all Instructions

\* ARM processor Executes most of the data processing Instruction in a single cycle.



\* However, many other Instructions need multiple clock cycle for their Execution.

\* More than one clock cycle becomes the Requirement Even for a simple load & store Instruction.

\* At least two memory accesses one for the Instruction & one for the data are needed.

5. Which are the silent features of ARM Instruction set?

Ans :-

1. Variable Cycle Execution for certain Instructions.

\* Some ARM Instructions like Load

store - multiple of Registers Instr  
- actions vary in the no. of Execution  
Cycles depending upon the no. of  
Registers Being transferred.



\* Load-store - multiple Instruction  
Transfer data on sequential Memory  
Address. which

\* ~~Mult~~ Multiple Register Transfers  
also Improve the code density.

2. Inline Barrel shifter to Improve  
Core performance & Code density

\* The ARM Arithmetic Logic Unit  
has a Barrel shifter that is capable  
of ~~shift~~ shift & Rotate Operations.

\* This Inline Barrel Shifter preprocesses  
one of the Input Registers Before  
it is used by an Instruction.

\* This Expands the Capability of many  
Instructions to Improve Core performance  
& Code density.



### 3. Thumb 16-bit Instruction Set

- \* The Thumb instruction set consists of 16-bit instructions that act as a compact shorthand for a subset of the 32-bit instructions of the standard ARM.
- \* These instructions permit the ARM core to execute either 16 @ 32-bit instructions.
- \* These instruction set improve code density.

### 4. Conditional Execution

- \* These instruction are executed when a specific condition has been satisfied.
- \* This features improves performances & code density by reducing branch instructions.



## 5. Enhanced Instructions

\* ARM Instruction Set also supports the enhanced Digital Signal Processor (DSP) Instructions.

\* These Instructions allow ARM processor to serve as a combination of a processor plus a DSP



## Topic - 4

# Embedded System Hardware

## Questions

6. With Neat sketch. Explain Briefly the ARM processor Based Embedded System Hardware.

With a neat Diagram. Explain the Four Main Hardware Components of an ARM Based Embedded Device.

Q P Jul/Aug - 2022

Explain the Architecture of a typical Embedded device Based on ARM core with a neat Diagram.

Ans:-

\* An Embedded System is a computer system with a dedicated function within a larger Mechanical/Electrical system.



often with Real-time Computing Constraints.

## It's Characteristics

- \* low power consumption.
- \* Small size.
- \* Rugged Operating Ranges
- \* low per unit cost.
- \* Embedded system can control many Different Devices.
- \* These devices use a combination of software & hardware components.

Following Embedded device Based on an  
ARM Core device Consists of  
Four Main Hardware components

### 1. ARM processor

- \* It controls the Embedded device.
- \* The Main component of an ARM processor is a ARM Core.



\* ARM core is an Execution Engine that processes Instructions & Manipulates data.

\* The other components ARM processor include memory management & caches.

\* They allow ARM processor to interface it with a Bus.

## 2. Controllers

\* Two commonly found controllers in the Embedded device are interrupt & memory controllers.

## 3. Peripherals :-

\* They include Serial I/O, parallel I/O, Timers/Counter & Clock circuits.

## 4. Bus:

\* It is an Internal Bus used to communicate B/w different components of the device.






fig:- Typical Embedded device Based on an ARM core



Topic - 05

## Embedded System Software

### Questions

Q7. Explain Briefly the ARM processor Based Embedded System Software.

Ans:-

With a neat Diagram Explain the different Software components of an Embedded System.

Explain the structure of ARM Cross development kit.

Ans:-

\* Embedded System Software drives processor & Associated Hardware components to provide Required System Functionality.



Typically Four Software Abstraction Levels  
are used to control an Embedded System.

### 1. Initialization code

- \* It is the first code executed on the Board.
- \* It configures the essential parts of the Board before handling control over to the operating system.
- \* Usually it is a firmware

### 2. Device Drivers

- \* The software that directly interface with & controls embedded system hardware is called a device driver
- \* Different types of hardware will have different device driver requirements that need to be met.



### 3. Operating system

- \* An Embedded Operating System is a type of operating system that is Embedded & Specially configured for a certain hardware configuration.
- \* It provides an Infrastructure to Control Applications & manage Hardware System Resources.

### 4. Application

- \* It performs one of the task required for a device.
- \* There may be multiple Applications Running on the same device.
- \* Application cannot Run on itself But they dependent on the Operating System.





Fig:-

Four Software

Abstraction Levels

Used in Embedded System



Q8. Explain ARM core dataflow Model.  
with a neat Diagram.

Q. P July/Aug 22

Ans:-

- \* The ARM core dataflow model is Von Neumann Implementation of the ARM.
- \* Since ARM processor is Basically a RISC processor, it uses a load-store Architecture

LOAD:- This Instruction Copies data from memory to Registers in the processor Core.

STORE:- This Instruction copies from Registers in the processor Core to Memory.



## Data Bus

- \* The data Enters the ARM Core through the data Bus.
- \* The Data is either in the form of an Instruction Opcode @ data Item.
- \* This is in contrast with Hardward Architecture which Uses two different Buses.

## Instruction Decoder

- \* This Unit decodes the Instruction opcode Read from the Memory & then the Instruction is Executed.

## Register file

- \* This is a Bank of 32-bit Registers Used for Storing data items.

## Sign Extend

- \* The ARM Core is a 32-bit processor.
- \* So most Instruction of the ARM processor Treat Registers as holding Signed @ Unsigned 32-bit values.



\* When the processor reads signed 8-bit @ 16-bit numbers from memory the sign extend hardware converts these numbers to 32-bit values & then places them in a Register file.

### ALU & MAC

\* The ALU @ MAC reads the operands values from  $R_n$  &  $R_m$  Registers via A and B Buses respectively. performs the operation & stores the computed result via internal C Bus in destination Register  $R_d$  & then to the Register file.

### Address Register

\* This holds the address generated by the load & store instructions and places it on the Address Bus.

### Barrel Shifter

\* A wide Range of Expressions & Addressers can be calculated using the Barrel Shifter & ALU



## Incrementer

\* For load & store instructions, the incrementer updates the contents of the Address Register before the processor core reads @ writes the next Register value from @ to the consecutive Memory Location.

## Address Register

\* This holds the Address generated by the load & store instructions and places it on the Address Bus.

## Barrel Shifter

\* The A wide Register can be calculated using the Range of Expressions B

Barrel Shifter & ALU






Fig:- ARM Core Dataflow Model



## Chapter-02

### Topic-01 : Registers

#### Questions

Q9. Explain the Different processor Modes provided By ARM7.

Ans:-

#### 1. Supervisor Mode (Default)

\* This is protected mode for Running System Level code to Access Hardware

@ Run O.S Call.

\* The ARM7 Enters this Mode After Reset.

#### 2. Fast Interrupt reQuest ~~reQuest~~ (FIQ)

\* This mode supports high speed Interrupt handling.



### 3. Interrupt Request (IRQ)

- \* This mode supports all other Interrupt Sources in a System

### 4. Abort

- \* If an instruction @ data is fetched from an invalid memory location an Abort Exception will be generated.

### 5. Undefined

- \* This mode is used to run the Application code.
- \* In the user mode we cannot
- \* If a fetched opcode is not an ARM instruction, an Undefined instruction Exception will be generated.

### 6. User

- \* This mode is used to run the Application code.
- \* In the User mode we cannot change the contents of CPSR & modes can only be changed when an exception is generated.



\* This mode is also known as Unprivileged mode

7. System :-

\* This mode is used for Running Operating System tasks.

\* It uses the same Registers as  
User mode

10. Explain Briefly the Active Registers Available in User mode.

~~Ans:-~~

(or)  
Explain the programmer's model of ARM processor with complete Register Set Available

(or)  
Explain Registers Used Under Various modes.

Ans:-

\* The ARM processor has a Total of 37 Registers.

\* All Register are 32-bit wide.



classified into Two Groups

1. General Purpose Registers.

2. Special purpose Registers.

1. General Purpose Registers

\* Registers r0 to r12 are used as General Purpose Registers.

\* The General Purpose Registers hold either Data or an Address.

2. Special Purpose Registers

\* Registers r13 to r15, CPSR & SPSR are the Special Purpose Registers.

\* In User mode Registers r13 to r15 are labeled as r13, IAP, r14, LR & r15, PC respectively to differentiate them from other Registers.



## The Functions of These Registers

### • Stack pointer (r13 sp) :-

- \* Register r13 is the stack pointer.
- \* It stores the top of the stack in the current processor mode.

### • Link Register (r14 lr)

- \* Register r14 is the Link Register.
- \* The processor stores the return address in this register when a subroutine is called Link Register.

### • Program Counter (r15, PC) :-

- \* Register r15 is the Program Counter & stores the address of the next instruction to be fetched from the memory by the processor.

### • Unbanked Registers - r0 - r7

- \* Register r0 to r7 are Unbanked Registers

- \* This means that each of them refers to the same 32-bit physical register in all processor modes.



## • Banked Registers

- \* Register  $r8$  to  $r14$  are Banked Registers
- \* The Physical Registers Referred to by each of them depends on the Current Processor mode.
- \* Where a particular physical Register is intended without depending on the current processor mode, a more specific name is Used.
- \* Almost all Instructions allow the Banked Registers to be Used wherever a general-purpose Register is allowed.
- \* Supervisor mode has Banked Register  $r13\_svc$ ,  $r14\_svc$  &  $sp\_svc$
- \* Abort mode has Banked Register  $r13\_abt$ ,  $r14\_abt$  &  $sp\_abt$ .
- \* Registers  $r8$  to  $r12$  have Two Banked physical Registers each.
- \* Register  $r13$  &  $r14$  have Six Banked physical Registers each.



|     |
|-----|
| r0  |
| r1  |
| r2  |
| r3  |
| r4  |
| r5  |
| r6  |
| r7  |
| r8  |
| r9  |
| r10 |
| r11 |
| r12 |
| r13 |
| r14 |
| r15 |

Fast Interrupt request

|         |
|---------|
| r8-fiq  |
| r9-fiq  |
| r10-fiq |
| r11-fiq |
| r12-fiq |
| r13-fiq |
| r14-fiq |

Interrupt request

|         |
|---------|
| r13-irq |
| r14-irq |

Supervisor

|         |
|---------|
| r13-svc |
| r14-svc |

Undefined

|           |
|-----------|
| r13-undef |
| r14-undef |

Abort

|         |
|---------|
| r13-abt |
| r14-abt |

|      |
|------|
| CPSR |
| -    |

|          |
|----------|
| Sysr-fiq |
|----------|

|          |
|----------|
| Spsr-irq |
|----------|

|          |
|----------|
| Spsr-svc |
|----------|

|            |
|------------|
| Spsr-undef |
|------------|

|          |
|----------|
| Spsr-abt |
|----------|

|  |
|--|
|  |
|  |
|  |

fig.1 Programming Model of ARM processor



Current Program Status Register  
(CPSR)

Questions

11. Explain The Various field in Current Program Status Register (CPSR) with neat diagram.

Q

Draw The Basic Layout of a Generic program Status Register & Briefly Explain the various fields.

Ans:-

- \* The Current Program Status Register (CPSR) is Accessible in all processor modes.
- \* It contains condition code flags, Interrupt disable bits, the current processor mode, & other Status & Control Information



\* Each Exception mode also has a saved Program Status Register (spsr).

That ~~that~~ is used to preserve the value of the cpsr when the associated Exception occurs.




fig:- Format of cpsr & spsr

### Control flags (Bits 0-7)

\* The control Bits change when an Exception arises & can be altered by software only when the processor is in a privileged mode.



Bits 0-4 (mode select Bits) : Processor modes

\* These bits determine the processor mode.

| Processor mode         | mode select Bits |
|------------------------|------------------|
| Abort                  | 10 1 1 1         |
| Fast Interrupt request | 10 0 0 1         |
| Interrupt request      | 10 0 1 0         |
| Supervisor             | 10 0 1 1         |
| System                 | 11 1 1 1         |
| Undefined              | 11 0 1 1         |
| User                   | 10 0 0 0         |

Table :- Processor modes

Bit 5 (Thumb state Bit)

\* This Bit gives the state of the core.

\* The state of the core determines which Instruction set is being Executed.

\* There are Three Instruction sets, ARM, Thumb & Jazelle.

\* one of the three instruction set is active when the processor is in ARM state, Thumb state & Jazelle state respectively.



## Bit 6 and 7 (Interrupt masks)

- \* There are Two Interrupts Available on the ARM processor core:
  1. Interrupt Request (IRQ), and
  2. Fast Interrupt Request (FIQ).
- \* These are Maskable Interrupts & their masking is controlled by bit 6 and bit 7 of CPSR.
- \* Bit 6 (F) controls FIQ and bit 7 (I) controls IRQ.

## Condition Code flags

- \* These flags in the CPSR can be tested by most instruction to determine whether the Instruction is to be Executed.

## Bit 27 (saturation flag, Q)

- \* This flag is Available for the ARM processor cores which include the DSP Extensions.
- \* Similarly - bit 27 of each ISPSR is a Q flag & is used to preserve & Restore the CPSR. Q flag if an Exception occurs.



## Bit 28 (Overflow flag, V)

- \* It is set in one of two ways
- \* For an Addition / Subtraction, V is set to 1 if signed overflow occurred regarding the operands & Result as two's complement signed integers.
- \* For Non-Addition / Subtraction, V is normally left unchanged.

## Bit 29 (Carry flag, C)

- \* It is set in one of four ways
- \* For an addition, including the comparison instruction CMN, C is set to 1 if the addition produced a carry & to 0 otherwise.
- \* For a subtraction, including the comparison instruction CMP, C is set to 0 if the subtraction produced a borrow, and to 1 otherwise.
- \* For addition/subtraction that incorporate a shift operation C is set to the last bit shifted out of the value by the shifter.



\* For other non addition/subtractions C is Normally left Unchanged.

Bit 30 (Zero flag, Z)

\* It is set to 1 if the Result of the instruction is Zero & to 0 otherwise.

Bit 31 (Negative flag, N)

\* It is set to bit 31 of the Result of the instruction.

\* If this Result is Regarded as a two's complement signed integer, then  $N=1$  if the Result is Negative and  $N=0$  if it is positive or Zero.

Other Bits

\* Other bits in the program Status Registers are Reserved for future Expansion.



## Topic - 03


### Pipelines.

Q. 12. Explain detail, the ~~complete ARM~~ pipeline concept for ARM processor.

Ans:-

\* Fetching the next instruction while other instruction is in Execution is called "pipelining".

\* ARM7 Uses a Simple Three-stage Pipeline





\* The Three stages used in the pipelines are

\* Fetch :- In this stage the processor fetches the instruction from the memory.

\* Decode :- In this stage processor identifies the instruction which is to be executed.

\* Execute :- In this stage the processor processes the instruction & stores result in a register.

### 5-stage ARM Pipeline

\* The pipeline provided by ARM7 is very cost effective.

\* The Time Required to Execute a program is given by.

$$T_{\text{prog}} = \frac{N_{\text{inst}} \times \text{CPI}}{f_{\text{clk}}}$$



where

$T_{\text{prog}}$  :- Time Required to Execute a given  
program.

$N_{\text{inst}}$  :- No of ARM instructions  
Executed in the Program.

CPI :- Average number of clock  
cycles per Instruction.

$f_{\text{clk}}$  :- Processor clock frequency.

The 5-stages are Pipeline stages are:

\* Fetch :- In this stage the Processor  
fetches instruction from memory &  
places in the instruction pipeline.

\* Decode :- In this stage

1. The Instruction is decoded &

2. The Register Operands read from the  
Register.



\* Execute :- In this stage

1. An Operand is shifted
2. The ALU Result is generated.
3. If the instruction is a load @ store the Memory Address is computed in the ALU.

\* Memory :- In this stage, data memory is Accessed if Required.

\* otherwise, the ALU Result is simply Buffered for one clock cycle to give the same pipeline flow for all instruction

\* Write :-

In this stage the Results Generated by the Instruction are written Back to the Register file including Any data loaded from memory.






Fig:- five stage pipeline



13. Explain Briefly Pipeline Execution Characteristics

Ans:-

- \* The ARM pipeline Does not process an Instruction until it passes completely through the Execute stage.
- \* In the Execute stage, the PC always points to the Address of the instruction plus 8-bytes.
- \* When the processor is in Thumb state the PC is the instruction ~~and~~ address plus 4.
- \* The Execution of a Branch instruction @ Branching By the direct modification of the PC causes the ARM core to flush its pipeline.
- \* ARM10 uses Branch Predication which Reduces the Effect of a pipeline flush by predicting possible Branches & loading the new Branch address prior to the Execution of the next instruction.
- \* An Instruction in the Execute stage will Complete Even through an Interrupt has Been Raised.



## Topic-04

### Exceptions, Interrupts & The Vector Table.

#### Questions

14. Explain Interrupt, Exception & Vector Table.

Ans:-

\* When an Exception @ interrupt occurs the PC is loaded with specific address corresponding to the interrupt / Exception.

\* The specific address is known as Vector Address.

\* The Vector table holds the Vector Addresses for all the interrupts / Exceptions.

\* In some processors the Vector Table is located at the higher address in memory, starting at the offset FFF F0000 H.



| <u>Exception/Interrupt</u>    | <u>Address</u> | <u>High Address</u> |
|-------------------------------|----------------|---------------------|
| Reset (RESET)                 | 00000000H      | FFFF0000H           |
| Undefined Instruction (UNDEF) | 00000004H      | FFFF0004H           |
| Software Interrupt (SWI)      | 00000008H      | FFFF0008H           |
| Pre-fetch abort (PABT)        | 0000000CH      | FFFF000CH           |
| Data abort (DABT)             | 00000010H      | FFFF0010H           |
| Reserved                      | 00000014H      | FFFF0014H           |
| Interrupt Request (IRQ)       | 00000018H      | FFFF0018H           |
| Fast Interrupt Request (FIQ)  | 0000001CH      | FFFF001CH           |

for table in vector table



# Exception / Interrupts

## \* Reset :-

- It occurs when power is applied.

- In response to RESET processor executes Branch Instruction located at Address (00000000H) to transfer program control to the Initialization code.

## \* Undefined Instruction :-

- It occurs when processor cannot decode the instruction.

- In response processor executes Branch Instruction located at Address 00000004H.

## \* Software Interrupt

- The Software Interrupt Vector is used when we execute a SWI Instruction.

- It is frequently used to invoke an operating system routine.



### \* Prefetch Abort

- The prefetch abort vector is used when the processor attempts to fetch an instruction from an address without the correct access permissions.

### \* Data Abort

- The data abort vector is used when an instruction attempts to access data memory, without the correct access permissions.

### \* Interrupt Request

- The interrupt request vector is used by the external hardware to interrupt the normal instruction execution flow of the processor.

### \* Fast Interrupt Request

- The fast ~~instruction~~ interrupt vector is used by external hardware which requires faster response time.



## Topic- 05

### Core Extensions

#### Questions

15. What are the different Techniques of Core Extensions.

Ans:-

\* The Hardware Extensions to ARM core Improve Performance, manage Resource, & provide Extra Functionality & are Designed to provide flexibility in Handling Particular Applications.

There Are Three Hardware Extensions

1. Cache & Tightly Coupled Memory
2. Memory Management
3. Co-processor Interface



# 1. cache memory & tightly coupled memory

## cache memory

\* Cache Memory is a small-sized type of ~~with~~ volatile memory placed b/w Main Memory & the Core.

\* It provides High-Speed data Access to processor core & stores frequently used program & data.

\* ARM has Two forms of cache

1. Single Unified cache

2. Separate caches for data & Instruction

## Tightly coupled memory

\* For Real-Time systems, the time taken for loading & storing Instruction/data must be predictable

\* The Predictable performance is achieved using a memory called "Tightly Coupled Memory"



\* TCM is fast SRAM located close to the processor core.

\* It requires fixed amount of clock cycles to fetch instruction / data & instruction execution is fast enough to satisfy the needs real-time Algorithms.

## 2. Memory Management

\* Embedded systems mostly use multiple memory devices.

\* ARM processors use memory management hardware to organize these memory devices & protect the system from applications trying to make inappropriate access to hardware.

\* ARM cores have three different types of memory management hardware.



1. No Extensions - Do not Provide  
any protection.

2. Memory Protection Unit (MPU) - Provides  
limited protection.

3. Memory management Unit (MMU)  
- Provides full protection

---

3. Co-processors

\* The processing features of a Core can  
be Enhanced by attaching Co-processors  
to the ARM core

\* The Coprocessors Extend the Instruction  
Set & provide configuration  
Registers to add processing features.

\* If the Coprocessor is not present / doesn't  
Recognize the Instruction, then the ARM  
takes an Undefined Instruction Exception.



\* The ARM processor core supports several different Types of closely coupled coprocessors, including floating point, SIMD, & System control & cache maintenance

\* Each coprocessor present in an ARM system has a Unique 4-bit ID code.

\* One of the Primary Goals of the ARM coprocessor interface is not to slow down the CPU core.

\* The coprocessor can be accessed through a group of dedicated ARM instructions that provide a load-store type interface.

\* The coprocessor can also extend the instruction set by ~~the~~ providing a specialized group of new instructions.