#### Basic Electronics [BBEE103/203]

Module-2



## Sri Sai Vidya Vikas Shikshana Samithi $^{ extbf{B}}$

SAI VIDYA INSTITUTE OF TECHNOLOGY



Approved by AICTE, New Delhi, Affiliated to VTU, Recognized by Govt. of Karnataka. Accredited by NBA, New Delhi (CSE, ECE, ISE, MECH & CIVIL), NAAC – "A" Grade

# DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

RAJANUKUNTE, BENGALURU – 560 064, KARNATAKA

Phone: 080-28468191/96/97/98 \* E-mail: hodece@saividya.ac.in \* URL www.saividya.ac.in

Subject Name: Basic Electronics	Faculty: Tejashree S				
Subject Code: BBEE103/203	Scheme: 2022				

# Syllabus:

**Bipolar Junction Transistors:** Introduction, BJT Voltages & Currents, BJT Amplification, Common Base Characteristics, Common Emitter Characteristics, Common Collector Characteristics, BJT Biasing: Introduction, DC Load line and Bias point.

**Field Effect Transistor:** Junction Field Effect Transistor, JFET Characteristics, MOSFETs: Enhancement MOSFETs, Depletion Enhancement MOSFETs.

# Introduction:

- A transistor is a semiconductor device that controls current with the application of a small electrical signal.
- Transistors may be roughly grouped into two major families: bipolar and fieldeffect. BJT utilize a small current to control a large current. But, FET utilizing a small voltage to control current.
- FETs are unipolar rather than bipolar devices. That is, the main current through them is comprised either of electrons through an N-type semiconductor (N-channel FET) or holes through a P-type semiconductor (P-channel FET).
- In a JFET, the controlled current passes from Source to Drain, or from Drain to Source as the case may be. The controlling voltage is applied between the Gate and Source. Current flowing through this channel widely depends on the input voltage applied to its Gate terminal.
- FETs generally of two types: 1) JFET (Junction Field Effect Transistors) and 2) MOSFET (Metal Oxide Semiconductor Field Effect Transistors).

**Junction Field Effect Transistors:** JFET is a voltage controlled three terminal uni-polar semiconductor device. The three terminals namely, Source (S), Gate (G) and Drain (D).

As the voltage applied to the Gate with respect to the Source (VGS), controls the current flowing between the Drain and the Source terminals. See fig.2.1. JFETs can be classified into two types (i) n-channel JFET and (ii) p-channel JFET, depending on whether the current flow is due to electrons or holes, respectively.

## **Components of FET:**

1. **Channel:** This is the area in which majority charge carriers flow. When the majority charge carriers are entered in FET, then with the help of this channel only they flow from source to drain.

**2. Source:** Source is the terminal through which the majority charge carriers are introduced in the FET.

**3. Drain:** Drain is the collecting terminal in which the majority charge carriers enter and thus contribute in the conduction procedure.

Ms. Tejashree S, Dept. Of ECE, SVIT

**4. Gate:** Gate terminal is formed by diffusion of a type of semiconductor with another type of semiconductor. It basically creates high impurity region which controls the flow of carrier from source to drain.



Fig 2.1: Constructional details of a) N-channel JFET b) P-channel JFET

## Working of N-channel JFET:

# Case I: No voltage is applied to the device ( $V_{DS} = 0$ and $V_{GS} = 0$ ).

At this state, the device will be idle and no current flows through it ( $I_{DS} = 0$ ).

**Case-II:** When  $V_{DS}$  is applied and  $V_{GS} = 0$ 

As shown in fig.2.2 (a), the two PN junctions at the sides of the N channel establish depletion layers. The electrons will flow from Source to Drain through a channel between the depletion layers. The size of the depletion layers determines the width of the channel and hence current  $I_{DS}$ , conduction through the bar.

# Case-III: When $V_{DS}$ is applied and $V_{GS}$ = - ve

The depletion region width increases, which results in reduces the width of conducting channel, thereby increasing the resistance of n-type bar. Consequently, the current from Source to Drain is decreased.

If more  $(-V_{GS})$  is applied, further reduces the channel width until no current flows through the channel. At this - voltage at which the JFET channel is called as pinched-off voltage,  $V_P$ .

At this state, the  $I_{DS}$  current is restricted only by the channel-resistance. However, once the pinch-off occurs ( $V_{DS} = V_P$ ), the current  $I_{DS}$  saturates at a particular level  $I_{DSS}$ .

#### **Basic Electronics [BBEE103/203]**





Fig 2.2 (a)

Fig 2.2 (b)



Fig 2.3: Circuit diagram of N-channel JFET

# **Output characteristics (Drain) V-I curves of JFET:**

The characteristics curves of a JFET shown in the fig.2.4, reveals four different regions of operation are given as:

- **Ohmic Region:** When  $V_{GS} = 0$  the depletion region of the channel is very small and the JFET actslike a voltage controlled resistor.
- **Cut-off Region:** This is also known as the pinch-off region were the Gate voltage, V<sub>GS</sub> is sufficient to cause the JFET to act as an open circuit as the channel resistance is at maximum.
- **Saturation or Active Region:** The JFET becomes a good conductor and is controlled by the Gate-Source voltage, (V<sub>GS</sub>) while the Drain-Source voltage, (V<sub>DS</sub>) has little or no effect.
- **Breakdown Region:** The voltage between the Drain and the Source,  $(V_{DS})$  is high enough to causes the JFET's resistive channel to breakdown and pass uncontrolled maximum current.

#### Module-2

#### **Basic Electronics [BBEE103/203]**

#### **Module-2**

The characteristics curves for a P-channel junction field effect transistor are the same as those above, except that the Drain current  $I_D$  decreases with an increasing positive Gate-Source voltage,  $V_{GS}$ .





Fig 2.4 (a) JFET with VGS=0V and a variable VDS(VDD)

(b) The drain Characteristics curve for VGS=0 showing pinch off voltage

The Drain current IDS is zero when VGS = VP. For normal operation, VGS is biased to be somewhere between VP and 0. Then we can calculate the Drain current, ID for any given bias point in the saturation or active region as follows:

#### 1. Drain current in the Active region:

Drain current ( $I_D$ ) at the active region can be calculated as follows:  $I_D$  lies between (pinch-off) zero to  $I_{DSS}$ .

$$I_D = I_{DSS} \left( 1 - \frac{v_{GS}}{V_P} \right)^2$$

#### 2. Drain-Source Channel Resistance R<sub>DS</sub>:

Similarly, if we know drain source voltage Vds and drain current Id, we can calculate the drain-source channel resistance.

$$R_{\text{DS}} = \frac{\Delta V_{\text{DS}}}{\Delta I_{\text{D}}} = \frac{1}{g_{\text{m}}}$$

Where: gm is the "trans conductance gain" since the JFET is a voltage controlled device and which represents the rate of change of the ID with respect to the change in VGS.

#### 3. Amplification Factor: (μ)

It is given by

$$\mu = \frac{\text{change in } V_{\text{DS}}}{\text{change in } V_{\text{GS}}} \text{ at } I_{\text{D}} \text{ constant}$$

Ms. Tejashree S, Dept. Of ECE, SVIT

# **Transfer characteristics of JFET:**

The transfer characteristics can be determined by observing different values of  $I_D$  with variation in  $V_{GS}$  provided that the  $V_{DS}$  should be constant as shown in the fig.2.5.

Notice that the bottom end of the transfer characteristic curve is at a point on the  $V_{GS}$  axis equal to  $V_{GS}$ (off), and the top end of the curve is at a point on the  $I_D$  axis equal to  $I_{DSS}$ .

This curve shows that

- i) ID = 0; when VGS = VGS(off)
- ii) ID = IDSS when VGS = 0
- iii) The transfer characteristic curve is expressed approximately as



Fig 2.5 Transfer and Drain characteristics

# Comparison of BJT and FET:

BJT	JFET				
Bipolar junction transistor	Unipolar junction transistor				
Input impedance is very less	Input impedance is very large				
Current control device, preferred for low current applications	Voltage controlled device, preferred for low voltage applications				
More noisy	Less noisy				
Frequency variations effect its performance	High frequency response				
Temperature dependent device	Better heat stability				
Cheaper than FET	Costly than BJT				
Bigger in size than FET	Smaller in size than BJT				
More gain	Less gain				
High output impedance because of high gain	Low output impedance because of less gain				
High voltage gain	Low voltage gain				
Low current gain	High current gain				
Switching time is medium	Switching time is fast				
Consumes more power	Consumes less power				

# Metal Oxide Semiconductor Field Effect transistor (MOSFET):

• The MOSFET, different from the JFET, has no *pn* junction structure; instead, the gate of the MOSFET is insulated from the channel by a silicon dioxide (SiO2) layer shown in the fig.2.6.

• The MOSFET is widely used for switching and amplifying electronic signals. Also, it is a core of ICs and it can be designed and fabricated in a single chip because of smaller silicon chip area.

The two basic types of MOSFETs

- 1. Enhancement MOSFET (E-MOSFET) and
- 2. Depletion MOSFET (D-MOSFET). Of the two types, the enhancement MOSFET is more widely used.



The depletion mode MOSFETs are generally ON at ( $V_{GS} = 0V$ ). The conductivity of the channel in depletion MOSFETs is less compared to the enhancement type of MOSFETs. See fig. 2.7.

**Case I:** When there is no Gate voltage ( $V_{GS} = 0$ ), as in fig. 2.7, maximum current flows ( $I_D = I_S = I_{DSS}$ ).

**Case II:** When  $V_{GS}$  = -ve with respect to the substrate, the Gate repels some of the electrons out of the N-channel.

This creates a *depletion region* in the channel, as illustrated in fig.2.8, and, therefore, increases the channel resistance and reduces the Drain current,  $I_D$ . The more negative the gate, the less the Drain current.

In this mode of operation, the device is referred to as a *depletion-mode MOSFET*. Heretoo much negative Gate voltage can pinch-off the channel. Then device is said to be OFF.







Fig.2.8 MOSFET in depletion mode with gate voltage negative

**Case III**: When  $V_{GS}$  = +ve, Gate attracts the negative charge carriers from the P-substrate to the N- channel and thus reduces the channel resistance and increases the drain current,  $I_D$ . The more positive the Gate is made, the more Drain current flows. In this mode of operation, the device is referred to as an enhancement-mode MOSFET. This is depicted in the fig. 2.9.



Fig.2.9 MOSFET in depletion mode with gate voltage positive

Transfer and Drain characteristic of depletion MOSFET is shown in the fig.2.10.

Ms. Tejashree S, Dept. Of ECE, SVIT

#### **Basic Electronics [BBEE103/203]**

#### Module-2



Fig. 2.10 Transfer characteristic and Drain characteristic of depletion MOSFET

#### **Enhancement Mode:**

The construction of an enhancement-type MOSFET is quite similar to that of the depletion-type MOSFET, except for the absence of an N-channel between the drain and source terminals.

The minimum value of  $V_{GS}$  is required to form the induced N-channel, that turns the E-MOSFET ON is called threshold voltage  $[V_{GS (th)}]$ . For  $V_{GS}$  below  $V_{GS (th)}$ , the drain current  $I_D = 0$ .

- (i) When  $V_{GS} = 0$  V,  $V_{DS} = +ve$ : There is no channel induced between Source and Drain. The p- substrate has only a few thermally produced free electrons (minority carriers) so that drain current is almost zero. For this reason, E-MOSFET is normally OFF when  $V_{GS} = 0V$ .
- (ii) When  $V_{GS} = V_{GS(th)} = + ve$ , and  $V_{DS} = + ve$ : The free electrons developed next to the SiO2 layer and induced an N channel, as shown in the fig.2.11. Now a Drain current I<sub>D</sub> starts flowing. E-MOSFET is turned ON. Beyond V<sub>GS (th)</sub>, if the value of V<sub>GS</sub> is increased, the induced N channel becomes wider, resulting large I<sub>D</sub>. If the value of V<sub>GS</sub> decreases not less than V<sub>GS (th)</sub>, the channel becomes narrower and I<sub>D</sub> will decrease.





Since the conductivity of the channel is enhanced by the positive bias on the Gate, so this device is also called the enhancement MOSFET or E- MOSFET.

#### **Characteristics of E-MOSFET:**

**Drain Characteristics curve:** fig.2.12 (b), have almost vertical and almost horizontal parts. The vertical components of the curves correspond to the *ohmic region*, and the horizontal components correspond to the *saturation region* (constant current). Note the following worthy points:

- $I_D$  depends on different values of  $V_{GS}$  (from 0V to +  $V_{GS (max)}$ ).
- When V<sub>GS</sub> = 0, even for large increase in V<sub>DS</sub>, I<sub>D</sub> = 0. This is said to be cut-off region. (MOSFET *off state*).



#### **Basic Electronics [BBEE103/203]**

where

#### **Transfer Characteristics curve:**

- i. When  $V_{GS} < V_{GS(th)}$ , then  $I_D = 0$ . This is because under this state, the channel will not be connecting between the drain and the source terminals. This is called as *cut-off region*. (MOSFET off state). The transfer curves of MOSFET is shown in the fig.2.13.
- ii. When  $V_{GS} > V_{GS(th)}$ , then  $I_D$  flows through the device, initially (Ohmic region) and then saturates to avalue (*saturation region*). That means,  $I_D$  is controlled by the Gate voltage,  $V_{GS}$ .
- iii.  $I_D$  can be obtained by analytical expression:



Fig.2.13 Transfer characteristic of E - MOSFET

MODULE-2. BBEE13. Tejashnel.p Arnistant Basic BJJ and FET Electronics pooperroo. Syllabus 8. Bipolar junction transistors: Introduction, BJT Yothages and currents, BJT Amplification, common Base, connon Emitter, common collector characteristics, BJT Biasing? Introduction, Dc load line and Bias point. Freld effect Transistor: junction field effect transistor, JPET characteristics, MOSFET'S: Enhancement MOSPETS, Depletion Enhancement MOSPET'S. Introduction? -> A bapolar junction transistor (BJT) has three layers of semiconductor material. -> These are arranged either in non sequence or in poop sequence, and each of the three. lauers has a torminal layers has à terminal. -> The transistor can be used for current amplification -> The two types of toansistors are shown in figure below. c P-type Le Collector-base collector base junction collector > Bose Enviter-base Bose Atype junction E enviter n-type base p-type E emilter-base a) non toaneistor 5) pop transistor. Bo JE Conventional JE Conventional direction Bot E Conventional Current direction

BIT Vollages and Currents & Terminal Vollages: a) n-p-n transistor: the terminal voltage polaieties for an non toansistor are shown in figme below. VCB + 0 + B - VCE + 1 -+ Vcc RB VB + VBE a) non terninal voltage polasiteis 5) voltage source connection. For an non toansistor, the base is biased positive w.r.t emitter, and collector is then biased to higher positive voltage than base. > Ag(b) shows, that the voltage sources are usually connected to the transistors via resistors.  $\rightarrow$  The base voltage UB is connected varies resistor RB, and the collector supply Vcc is connected via Rc. > The negative terminals of the two voltage sources Are rohneited at the transistor emitter teeninal. Vcc is always much larger Itran VB and this ensures that the collector-base junction servains seversebiared: pontine on collector (n-side) and negative on base (p-side). -> Typped toansistor base-ensitter voltages are similar to the deade forward voltages: 0.74 for a silicon transistor and 0.24 tot a gernanium deulce. and 0.3V for a gernanium deurce. ) collectors vollages night be from 3V-lo 20V for many of a transistor.

b) ppp transistons For pmp device, the base is biased negative with respect to the emitter, and the collecter is made nose negative than the base. VCB. + Vcc VCE VB -VBE 6) voltage source connection. fig(a): pnp terminal Vollage polarities > voltage sources are connected via resistors, and the source positive terninals connected at the envitter. -> With Vcc Larger than VB, the collector is nore negative than the (n-type) base and thus the collector-base junction is kept reverse-biased. All BJT'S (OPN & PMP) are normally operated with the collector-base junction reverse -biased and the base-emitter junction foeward-biased. Transistor averents ! P-type on-type D=type Hodele - Ic TE FICB0 fig! currents in a pop transistos.

\* The collector approximately equals to emilter current (TE). The base current (IB) is very much smaller than IE. A very small reverse leakage current (Iceo) occurs × X at the collector-base junction. The various current components that flow within a × transistor is shown in figure. + the current flowing into the emitter terninal is referred to as emitter current (IE), collector terminal as collector current (E), base terminal as base current (E). \* Both Ic and IB flow out of the toansistor while IE flows into the toansistor.  $\circ \circ \boxed{IE} = IC + IB \longrightarrow (1).$ IC=Bdc IB IE = Iet IB + UBE T JIB B \* Most of the ensiter avorent IE arones to the collector and only a small postion flows out of the base terminal.  $: \left[ I_{c} = \chi_{dc} \cdot I_{E} \right] \longrightarrow (2)$ where, a - emitter to collector current gain. Because the collector-base junction is reverse-biased, a very small reverse saturation current (ICBO) flows across the junction. across the junction. Icoo is named as collector-base leakage current, and is normally small and it can be ignored.

Pubstitute 2g/ () in (2), Ic = Ldc (Ic + IB) Ic = Kdc Ic + Kdc IB. Ic-Kde Ic = Kdc IB Ic (I-Ldc) = Ldc IB I = rdc IB can be worlten as,  $T_c = \beta_{dc} \cdot T_B$  $Bdc = \underline{Xdc}$  $I - \underline{Xdc}$ base to collector enorent gain. Bdc = JE=Ie+IB. Ic= Adi IB to VBE -B fig: Terninal currents for non transistors. Here in mpn toansistor IB and Ic are assumed to \* flow into the device and IF is taken as flowing out. since electrons are the majority charge carriers in Y npos toansistor, they more in a direction opposite to conventional worent direction.

Problems?  
O calculate I c and IE for a transistor that has  

$$de = 0.98$$
 and  $IB = 100\mu A$ . Determine the value of pdc  
to the transistor.  
She Chen?  $de = 0.98$ ,  $IB = 100\mu A$ .  
 $Bde = ? Ic - ?, IE = ?$   
 $Ic = ade IB = 0.98 \times 100\mu$   
 $I - cde I = 0.98 \times 100\mu$   
 $I - cde I = 0.98 \times 100\mu$   
 $I - cde I = -0.98$   
 $IE = 4.9mA$   
 $WKT$ ,  $Ic = de TE$   
 $IE = Te = 4.9mA$   
 $WKT$ ,  $Ic = de TE$   
 $IE = 5mA$   
 $WKT$ ,  $Bde = de for He transistor shown, ?t$   
 $IE = 5mA$   
 $WBT$ ,  $Bde = de for He transistor shown, ?t$   
 $Ic is measured as ImA and IE is 25MA. Determine the
new base current to give  $Ic = 5mA$ .  
 $Bde = 40$   
 $Ic = mA & IB = 25\mu A$   
 $Ic = mA & IB = 25\mu A$   
 $IE = ImA + 25\mu A$ ,  $IE = 1.025mA$$ 

 $\propto dc = 0.976$  $I_{B} = \frac{I_{C}}{B_{dc}} = \frac{5MA}{4n}$ IB = 125MA Determine Lac and IB for a transistor that has (3) Ic equiled to 2.5mA and IE = 2.55mA. Calculate Bac for the transistor? (2) A transistor has measured currents of Ic = 3mA and IE=3.03mg. Calculate new cerment levels when the transistor is replaced with a devoice that has Bdc = 75. Assume that IB remains constant. BJT Amplification: (1) Current Amplification 3 WET  $I_c = \mathcal{X}_{dc} \cdot I_E \rightarrow (i)$ Thus, transistor can be used for current amplification. A small change in base current (AIB) producés a large change in collector current (AIC) and a large emêtter current change (AIE) .: The current gain from base to collector is  $Bdc = \Delta Tc.$  —  $\Delta TB$ \* The Purchasing and decoreasing levels of input and output currents may be defined as alternating quantities.

The alternating cument gain from base to collector is ×  $\beta_{ac} = \frac{I_c}{I_b}$ Jc= toIc RB. = t A IB VBE . IE=IAIE tig: current levels and current changes. voltage Ampligication? Assume that the transistor of, has Bdc = 50. The D-TV dc voltage source (VB) forward brases the toansistor enletter-base junction. +AIB (25 12K2 = IC (IMA) +5MA 2 20 + Vcc 15 AUL 120mv QI VC (EV) - 201 ->(v) 0.3 0.4 0.5 0.0 0.7 0.8 JEVI a)Transistor circuit with base FAVB (20MV) blas and signal generator (-20mv)6) VBE changes produce IB An ac signal source (4) in series with Us provides 7  $a \pm 2000 V$ input voltages. > The transistor collector is connected to a 20v dc voltage source Va Via 12K2 collector resistor R.

how fig (b) 
$$I_{R} = 20\mu h$$
  
 $\therefore I_{C} = \beta hc \cdot F_{R}$   
 $= 50 \times 20\mu A$   
 $\boxed{I_{C} = IMA}$   
The dc level of the transistor collector voltage  
(an now be,  
 $W = Ve - I_{CR}$   
 $= 20 - (IMA \times 12KD)$   
 $\boxed{Vc = RV}$   
The To Change produces a change in collector  
current.  
 $AI_{C} = \beta hc AI_{R}$   
 $= 50 \times (\pm \Gamma \mu A)$   
 $\boxed{AI_{C} = \pm 250\mu A}$   
Fla(a) Shows that  $\Delta I_{C}$  causes a change in voltage  
drop across  $R_{1}$  and thus produces a variation in  
fransitors utbelow viz.  
 $AV_{C} = AI_{C} + \frac{1}{2} \times 250\mu A \times 12KD$   
 $\boxed{AV_{C} = \pm 250\mu A \times 12KD}$   
 $\boxed{AV_{C} = \pm 250\mu A \times 12KD}$   
 $\boxed{AV_{C} = \pm 12} = \frac{1}{2} \times 12KD$   
 $\boxed{AV_{C} = \frac{1}{2} \times 12}$   
The voltage gain  $A_{V}$  vis the ratio of Dubud voltage  
to input voltage.  
 $A_{C} = \frac{AV_{C}}{\Delta Ve} = \frac{\pm 3V}{\pm 200\pi V}$   
 $\boxed{AV_{C} = 150}$   
The clicit ac input is the collector voltage change  
 $AV_{C}$  and the ac output is the collector voltage  
 $AV_{C}$  and the ac output is the collector voltage  
 $AV_{C}$  and the voltage  $AV_{C}$  is the base voltage change  
 $AV_{C}$  and the ac output is the collector voltage  
 $AV_{C}$  and the voltage  $AV_{C}$  is the base voltage  $AV_{C}$  and the voltage  $AV_{C}$  is  $AV_{C}$  and the is a voltage  $AV_{C}$ . His is  
a voltage  $AV_{C}$  input in  $V$  is the collector  $V$  sets  $V$ 

Peoblem 1) Determine the de collector voltage for the circuit (a) below . If the transistor has the IB/VBE characteristics shown in fig (b) and Bdc = Bac = 80. Calculate the circuit voltige gain when lef = ± some. DI (MA) RI 1 TC 1.2mA 25 - 184 +3 HA 15 + 1 somv 8, 6V=Vc -3HA 10 -UR 0.71 0.103 0.5 0.7 0.8 0.9 (V) UBE. - SOMV +50mV John: Geney IB = 15MA. for UB = 0.7V 200 IC=Bdc. IB = 80×15plAnzer  $T_c = 1.2 m A$  $U_c = U_{cc} - I_c R_l$ =18- (1.2mx10k) Vc= ± 6V Ib=±3MA, for Ui = ± SomV. from Ic = Bac Ib = 80x ± 3µA Ic= ±240 MA 1 = Ic R, = ± 240MAXLOKA Vo = + 2.4V  $AV = \frac{V_0}{V_1} = \frac{\pm 2.4V}{\pm 50mV} = 48.$ Av= 48

BJT	Biasing	- poocero	0	setting	ø	promi	ding	DC	Voltage	which
DC	Load	LINE	IJ	BLAS	POIN	IT ;-	help.	s in	the fine	tioning
							0	fru	comm	•

Dc Load Line :-

\* The Dc Load line por a translator circuit is a stranght line drawn on the transistor up characteristics.

\* For common emitter (CE) ciacuat, the load line is a graph of collector current (Ic) resus collector emitter voltage (VCE). for a given value of collector resistance (Rc) & a given supply Vortage (Vcc).

\* The load line shows all consupording levels of Ic & VCE that can exist in a particular lincuit.



fig () Taansister in cE configuration blased in Active seegion \* consider an NPN transistor in cE configuration blased in active region.

\* The de supply voltage Vec forward blases the base-emitter junction & reverse blases the collector-base junction. Applying KNL to collector-emitter chi we have,

$$V_{cc} - I_{c}R_{c} - V_{cE} = 0$$

$$I_{c}R_{c} = V_{cc} - V_{cE} \longrightarrow 0$$

$$I_{c} = \frac{V_{cc}}{R_{c}} - \frac{V_{cE}}{R_{c}} = 0$$

$$I_{c} = \frac{V_{c}}{R_{c}} - \frac{V_{c}}{R_{c}} = 0$$

$$J_{c} = \frac{V_{cc} - V_{CF}}{P_{c}}$$

 $T_{c} = V_{ce} \left( -\frac{1}{R_{c}} \right) + \frac{V_{ce}}{R_{c}} \rightarrow \textcircled{O} \quad OR \quad T_{c} = \left[ -\frac{1}{R_{c}} \right] V_{ce} + \frac{V_{cc}}{R_{c}} \rightarrow \textcircled{O}$ 

fig @ Dc load line decevor on transletor CE ofp characteristics.

\* The straight line obtained by joining (VCE, Ic) there points is called the Dc load lene as shown in above fegure. Dc Blas point or Q-point or dc operating point or quiescent point :-\* Q-point identifies the transistor collector current (Ic) and collector - emitter voltage (Vcc) when there is no zlp signal at the bace terminal. \* the interaction of Dc load line with the old characteristic curve gives the co-ordinates of the Q-point. \* When a signal is applied to the transistor base, Is varies according to the instantaneous amplitude of the signal. This causes I to vary & consequently produces a variation in pIc. 1 Active region -> VCE . - Ocloped line  $I_{L} = \frac{V_{LL}}{R_{L}}$ IB=4MA IB = 3mA IB=2mA Saturation region. R IB = 1MA TB=0MA ->VCE > cuttol & region. Vcc Resletor :-. Effect of Emitter \* In fig @ resultor RE is in Ycc Series with the transistor emitter terminal & the supply voltage connected directly to the collector terminal. \* R- is the dc load.

Fig @ RL(dc) = RE

1) put 
$$I_c = 0$$
 is eq  $@$ .  
 $V_{CE} = V_{CC} \rightarrow @$ 

(ii) put 
$$V_{CE} = 0$$
 in eq. (2)  
$$I_c = \frac{V_{cc}}{R_E} \rightarrow (5)$$

eq (7) & (5) are the dc load lines point.

9 Vcc

Rc

1+

VCE

RE

(1) with RES Rc:-

+ In fig (b), both collector & crnitter scelletor  $R_c \& R_E$  are present, & the total dc load in scarces with the transietor is  $(R_c + R_E)$ .

+ Accuming IE NIC.

+ Applying KNL to collector emilter circuit,  $V_{cc} - J_c R_c - V_{ce} - J_e R_e = 0$ .

IE NJC

$$\begin{split} V_{cc} - I_c R_c - V_{cE} - I_c R_E &= 0. \\ V_{cc} - I_c [R_c + R_E] - V_{cE} &= 0. \\ I_c [R_c + R_E] &= V_{cc} - V_{cE} \longrightarrow \textcircled{3} \\ I_c &= \frac{V_{cc} - V_{cE}}{(R_c + R_E]} \\ I_c &= -\frac{V_{cE}}{R_c + R_E} + \frac{V_{cc}}{R_c + R_E} \\ \hline I_c &= \left[ -\frac{I}{R_c + R_E} \right] V_{cE} + \frac{V_{cc}}{R_c + R_E} \longrightarrow \textcircled{3} \end{split}$$

$$V_{ce} = V_{cc} \rightarrow \textcircled{4}$$

ii) put 
$$V_{CE} = 0$$
 in eq 2.

$$I_c = \frac{V_{cc}}{R_c + R_{E}} \rightarrow \bigcirc$$

eq (1) & (5) are the dc load line point.

# Selection of operating point:-.

\* the operating point can be selected at three different positions on the dc load line ic.

- 17 In Active aegion.
- >> Near Salucation region.
- 3> Near cut-off region.





- \* Biasing circuit is designed to fin a 0-point at point 'p' as shown in above figure. point 'p' is very near to the saturation region.
- \* The olp signal is <u>clipped at the positive half</u> cycle i.e. <u>distortion</u> is present at the olp.
  - .: point 'p' is not a suitable operating point.

$$\begin{array}{c} case 3: Neas aut-off region in Trees in the second state of the second state of$$

$$I_{c} = \frac{20V}{10 \text{ kg}} = 2\text{ mA} \cdot I_{g} = \frac{1}{2} \text{ mA} \cdot I_{g} = \frac{1}{2} \text{ mA} \cdot I_{g} = 20\text{ MA} \cdot I_{g} = 30\text{ MA} \cdot$$

3) The transistor cni in fig O has the collector characteristics  
as shown in fig O. Determine the circuit G. point 4 estimate  
the maximum symmetrical ofp voltage swing. Note that  

$$V_{cc} = 18 \vee$$
,  $P_{c} = 0.3 \times 1.4 \times 5 T_{0} = 40 \times 60$ .  
Sol:  
De load line:-  
NKT  $V_{cc} = V_{cc} - T_{c}R_{c} = 0$   
 $V_{cc} = 18 \vee$  polot A.  
 $V_{cc} = 16 \vee$   
 $V_{cc} = 16 \vee$   
 $V_{cc} = 16 \vee$   
 $T_{c} = \frac{16 \vee}{2.2 \times 12}$   
 $V_{cc} = \frac{18 \vee}{2.2 \times 12}$   
 $V_{cc}$ 

\* calculate 
$$\forall d_c$$
 and  $\beta_{dc}$  for the transition if  $\Gamma_c$  is measured  
as ImA and  $\Gamma_0$  is  $\delta S \neq A \delta$ . Also determine the new base current  
to give  $T_c \cdot SmB$ .  
Given: (i)  $T_c = ImA$ ,  $T_0 = \delta f \neq A$ ,  $\forall d_c = ?$   $Pdc = ?$   
Given:  $T_c = SmA$ ,  $T_0 = ?$   
Sol:-  
 $T + \beta_{dc} = \frac{T_c}{T_a} = \frac{ImA}{2S \neq A} = A0$ .  
 $\forall \forall d_c = \frac{Rdc}{1 + \beta_{dc}} = \frac{40}{1 + 40} = 0.9756$ .  
ii) When  $T_c = SmA$   
 $\forall T_0 = \frac{F_c}{Rdc} = \frac{5mA}{40} = 185 \#A$ .  
\* calculate the values of  $T_c$ ,  $T_c$  and  $\beta_{dc}$  for a transition  
with  $\vartheta_{dc} = 0.98$  and  $T_0 = 180 \#A$ .  
Given:  $\forall d_c = 0.98$  and  $T_0 = 180 \#A$ .  
 $T_{an} - 07, 4M$ .  
Given:  $\forall d_c = 0.98$ ,  $I_B = 180 \#A$ ,  $T_c = ?$ ,  $T_c = ?$   $U$   $\beta_{dc} = ?$ .  
Sol:  
 $* f_{dc} = \frac{d_c}{1 - d_c} = \frac{0.98}{1 - 0.98} = \frac{49}{1 - 0.98} = \frac{49}{1 - 0.98} = \frac{49}{1 - 0.98} = \frac{49}{1 - 0.98} = \frac{10 \#A}{56}$ .  
 $T_c = \sqrt{T_c} = 0.98 \times 0.5mA$   
 $T_c = \sqrt{T_c} = 0.98 \times 0.5mA$ 

•

NKT 
$$f_{c} = I_{b} + I_{c}$$
  
 $T_{b} = I_{c} - I_{c} = 2.5 \text{ mA} - 2.45 \text{ mA}$   
 $\boxed{I_{a} = 50 \text{ HA}}$   
\* For the circuit shocon below, the parameters are  
 $V_{ab} = 1.5V$ ,  $R_{a} = 580 \text{ Ks}$ ,  $V_{cc} = 5V$ ,  $V_{eb}(Du) = 0.6V$  and  $p = 100$ .  
Find  $T_{b}$ ,  $I_{c}$ ,  $I_{c}$  and  $R_{c}$  such that  $V_{cc} = 1/2(V_{cc})$ .  
 $\boxed{Given :-}$   
 $V_{cc} = 2.5V.$   
 $goi:$   
 $V_{cc} = 2.5V.$   
 $V_{ac} = 1.5V.$   
 $V_{ac} = -5V.$   
\* Determine the transiston current in the  $P_{c}$  if  $\beta = 100$ .  
 $V_{ac} = 5V.$   
 $V_{ac} = 1.2V$   
 $V_{ac} = 1.2V$ 

Given: - Vcc = 12V, V00=5V, Ro= 220KA, Re= 3.3KA & B=100 assuming VBE = 0.7 V. sol:-. Applying KVL to the Ilp cht.  $V_{BB} - I_B R_B - V_{BE} = 0$  $T_{B} = \frac{V_{BB} - V_{BE}}{R_{B}} = \frac{5V - 0.7V}{320 \text{ KR}}$ IB= 19.545 HA Ie - BIB = 100 × 19.545 MA I = 1.954 MA  $I_{E} = I_{B} + I_{C} = 19.5 \times 5 \times 141 + 1.954 \text{ mA}$ IE = 1.974 MA Applying KVL from Vec, VBE & VBB. -Vec + VeE - IBRB - VBB = 0  $-V_{cc}-V_{BB}+V_{BE}=I_{B}R_{B}$  $\frac{T_{B} = -V_{CC} - V_{BB} + V_{BE}}{R_{B}} = \frac{-5V - 1.5V + 0.6V}{580 \text{ K}} = \frac{-5.9V}{580 \text{ K}}$ ¥ IB = -10.17 HA  $t_{c} = \beta I_{B} = 100 \times 10.17 \mu A$  $f_{c} = 1.017 \text{ mA}$  $I_E = I_B + I_C = 10.17 \mu A + 1.017 mA$  $I_E = 1.027 \text{ mA}$ 

Applying KVL to 
$$I[P CKt.$$
  
 $V_1 - I_BR_B - V_{BE} = 0$   
 $V_1 = T_BR_B + V_{BE} = (90.90 \mu A \times 15 KR) + 0.7 V.$   
 $V_1 = 2.06 V$   
 $V_1 = 2.06 V$   
 $V_1 = 2.06 V$   
 $V_1 = 100 \mu A$ . Also determine the value of Bdc for the transistor.

<u>Sol</u>:  $X = \frac{\alpha dc}{1 - \alpha dc} \quad Z_{B} = \frac{0.98}{1 - 0.98} \times 100 \text{ HA} = 4.9 \text{ MA}$ 

$$I_c = \alpha_{dc} I_E ,$$

$$I_E = \frac{I_c}{\alpha_{dc}} = \frac{4.9 \text{ mA}}{0.98} = 5 \text{ mA}$$

$$f = \beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}} = \frac{0.98}{1 - 0.98} = 49.$$

2) Calculate  $\chi_{dc}$  &  $\beta_{dc}$  for the transistor in fig (1) if  $I_c$ is measured as 1mA,  $\chi I_B$  is  $25 \mu A$ . Also determine the new base custent to give  $I_c = 5mA$ . sol:  $* \beta_{dc} = \frac{1c}{I_B} = \frac{1mA}{25 \mu A} = 40$   $* T_E = I_B + T_c = 1mA + 25 \mu A$   $* \alpha_{dc} = \frac{1c}{I_E} = \frac{1mA}{1.025 mA} = 0.976$   $* New base cutt to give <math>I_c = 5mA$  $I_B = I_c/\beta_{dc} = \frac{5mA}{40} = \frac{15 \mu A}{40}$ 

$$\begin{split} & \delta_{1}^{1} \quad A \quad \text{transistor} \quad \text{has } \overline{I}_{g} = 100 \ \mu A \quad \& \quad \overline{I}_{c} = \partial M A \quad \text{, find} \\ & \text{I} \right) \quad \beta \quad 0_{1} \quad \text{the transistor.} \\ & \text{III} \right) \quad \beta \quad 0_{1} \quad \text{the transistor.} \\ & \text{III} \right) \quad \alpha \quad \text{ef the transistor.} \\ & \text{III} \right) \quad \alpha \quad \text{ef the transistor.} \quad \overline{I}_{E} \\ & \text{IV} \quad \overline{I}_{1} \quad \overline{I}_{g} \quad \text{changes by } + \partial S \mu A \quad \psi \quad I_{c} \quad \text{changes by } + \partial G m A \\ & \text{find the new value eq } \beta \\ & \frac{Sol:-}{I_{B}} \quad \text{Given} \quad ; \quad \overline{I}_{B} = 100 \ \mu A \quad \& \quad \overline{I}_{E} = 2 \text{ MA} ; \\ & \text{I} \right) \quad \beta = \frac{T_{c}}{I_{B}} \quad - \quad \frac{2 \text{ MA}}{100 \ \mu A} = \frac{2 \text{ MA}}{100 \ \mu A} = 20 \\ & \text{II} \right) \quad \alpha' = \frac{\beta}{I+\beta} \quad = \quad \frac{20}{(1+20)} = 0.952 \\ & \text{III} \quad \alpha' = \frac{\beta}{I+\beta} = \frac{20}{(1+20)} = 0.952 \\ & \text{III} \quad \sum_{B} = 100 \ \mu A + 25 \ \mu A = 125 \ \mu A \\ & \text{New } \quad \overline{I}_{B} = 100 \ \mu A + 206 \ m A = 2.6 \ m A \\ & \text{New } \quad \overline{I}_{B} = \frac{2.6 \ m A}{125 \ \mu A} = \frac{20.8} \\ & \text{A. If } \quad \alpha \quad \text{for } \alpha \quad \text{transistor } \text{ is } 0.999 \text{ , the base current} \\ & \text{is } 100 \ \mu A \text{ , estimate the collector current} \\ & \text{Maxch} - 99, 5 \text{ M} \\ & \text{Maxch} - 99, 5 \text{ M} \\ \end{array}$$

Sol: Given 
$$I_{B} = 100 \mu A$$
,  $\alpha = 0.99$   
WRT.  $\beta = \frac{T_{C}}{T_{B}}$   $4$   $\beta = \frac{\alpha}{1-\alpha}$   
 $\beta = \frac{0.99}{1-0.99} = \frac{99}{1-2}$   
 $I_{C} = \beta I_{B}$   
 $= 99 \times 100 \mu A$   
 $I_{C} = 9.9 \mu A$ 

\* 
$$A_V = \frac{V_0}{V_1} = \frac{\pm 5.1V}{\pm 50 \text{ mV}} = \frac{102}{50}$$
  
\* The decrease in  $R_c$  reduces the voltage gain.  
(c) with change in transistor  $V_c = 9V$ , for  $V_{6c} = 0.4V$   
 $T_6 = 30 \text{ µA}$ .  
 $V_0 = V_{Rc} = T_c R_c$   
 $\vdots \text{ WKT}$ .  $V_c = V_{cc} - T_c R_c$   
 $= 25V - 9V$   
 $I_c R_c = 16V$   
 $T_c = \frac{16V}{12KR} = 1.33 \text{ mA}$   
\*  $R_{4c} = \frac{T_c}{T_8} = \frac{1.33 \text{ mA}}{30 \text{ µA}}$   
 $R_{4c} = 44.33$ 

N. S.

Input - Oulput characteristics of CB, CE & CC Configuratione.

Common Base Characterestice :- (NPN).

\* Draw input and oulput characteristics of a translator in common base configuration and explain in detail.



fig O Common base configuration.

? \* In fig (), the emitter - base Junction (JE) is forward blaced & the collector - base Junction (JC) is reveue blased.

\* The emitter current Ie flows in the Ip cut & the collector current Ic flows in the opp cut.

Ilp characteristics;-

Ĵ.

\* It is the curve between emitter current  $'I_E'$  & emitter to base voltage  $'V_{EB}$ ' at constant collector - base voltage  $'V_{CB}$ '.

the emitter current is generally taken along y-axis generally tak

- 3> Invuere Elp voltage VEB in . Small suitable steps.
- 3) Note down the corresponding I|p current  $'I_e'$ .
- \* Jo obtain the Ilp characteristics, the olp voltage 'Vco' is kept constant, 0.3 0.4 0.5 0.6 0.7 (N Ilp voltage 'VEB' is varied in small intervals & the corresponding change in Ilp current 'IE' I viecorded.
- $\neq$  <u>I</u><sub>E</sub> is then plotted against V<sub>EB</sub> as shown in fig. The experiment is repeated for other values of V<sub>CB</sub> Say 1V & 6V etc.
- \* The emitter current 'I<sub>E</sub>' increases sapidly with small increase in emitter base voltage 'V<sub>EB</sub>'. It means the <u>I|p resistance is very small</u>.

Ilp resistance :- 
$$\left(R = \frac{V}{I}\right)$$

It is the ratio of change in emitter-base voltage  $\Delta V_{EB}$  to the resulting change in emitter current  $\Delta I_{E}$ . at constant collector-base voltage Vce.

i.e. 
$$Q_{I} = \frac{\Delta V_{EB}}{\Delta I_{F}}$$
 constant  $V_{CB}$ .

I/p resistance or is quite small of the order of a few ohms.



Olp characteristics :-.

- \* Thue curves gives the relationship between the collector curvent ' $I_c$ ' & the collector - base relace ' $V_{cb}$ ' for a constant emitter current ' $I_E$ '.
- \* collector current is taken along y-axis & collector voltage along n-axis.
- $\{ x \ we have to adjust the emitter base voltage 'VEB' to get a suitable value of emitter everent 'IE' (say IE = IMA, 2mA etc)$
- \* The olp characteristics is obtained by keeping 'Ie' constant & by noting variation in collector current 'Ic' with Variation in collector-base voltage 'Vco'.
- \* If we plot a graph with collector-base voltage 'Vcg' along with the horizontal axis & the collector current Ic along the vertical axis, which results fig (3 ofp characteristics.

Saturation \_\_\_\_\_ Active region \_\_\_\_\_ 1 3 2 Ic 2 Breakdow 0 +2 +4 +6 +8 +10 +12 +14 +16 TV) VCB ->

\* <u>olp</u> subtance 'so'. is defined as the satio of change in collector - base voltage ' $\Delta V_{CB}$ ' to the sculting change in <u>collector</u> where ' $T_c$ ' at constant emilter current ' $T_E$ '.

 $R_0 = \frac{\Delta V_{CB}}{\Delta I_C} / \text{constant } I_E$ 

- \* The olp characteristic cuare is divided into 3 regions namely. (1) saturation region
  - (ii) Active region (ii) cutoff region.
- 1) In <u>saturation region</u>, collector to base vollage 'Vce' is -ve for a NPN translator. It means that collector base junction of a translator is also forward blas in the saturation region. So a small change in Vce results in a large value of ' $I_c$ ' current.
- ii) In active region, the emitter-base junction ' $J_E$ ' is forward bias & collector - base junction ' $J_c$ ' is reversed biased. The collector current is constant of is equal to the emitter current. ( $I_c \otimes I_E$ ).
- In cut-off region, both junctions of a transistor are aeverse biased, Hence only a small leakage current flows in the ciacuit.



-X When the reverse bias voltage V<sub>CB</sub> in the C-B configuration exceeds the maximum values specified by the manyactures, the collector-base depletion region may penetrate deep into the base until it comes into contact with the emitter-base-depletion region. This condition is called punch through & 21 as shown in fig (1).

\* This leads to the break down of the device & Very large currents flow through the device (transistor). The excessive flow of current will damage the transistor.

\* Maximum values of NGB range 6/w 25V V 80V.

Current Gain: -

- \* The current gain characteristics is also called as -forward transfer characteristics.
- \* It is a plot of the old current 'I' against variations in Ilp current 'I' when veb is held constant.

output characteristics 个(mA) VVCB=6V TE = SMA. 5 IE=4MA 4 IE = 3MA VCB=2V IE=2MA IE=1MA 0 +2 +4 +6 +8 +10 3 (V) EIE E.  $\leftarrow$   $V_{cB} \rightarrow$ 

fig:

Common. Emiller Characteristics :- (NPN) Draw the input and output characteristics of CE ¥ ciacuit. Explain active, saturation, cul-off region. June 10, 8M Jan-03, 9M Jan-04, 9M June 04, 6M the common emilter circuit. Draw the input & Draw × output curves and explain the terms active region, cutoff region and saturation region. June 08, 8M Jan 08, 7M June 06, 5M June 05, 7M JUDE-09,8M Draw the input and output characteristics curve of a transistor in common-emitter conjugarention. Explain this nature and shape. What do their slope represents? Jan - 07, 7M Explain the input and output characteristics for a CE \* BIT circuit. Discuss each region on the configuration Je Jan - 11, 6M (OLD) characteristics. (A) LB. + B Vcc BB fig@ i chat for determining transister common envitter characteristics.

- \* These curves gives the relationship blus the base current  $I_{B}$  & the base emitter voltage  $V_{BE}$  for a constant collector emitter voltage  $V_{CE}$ .
- \* To obtain Ilp characteristic, the olp voltage 'Vce' is kept constant, Ilp voltage 'VBE' is varied in small Intervals & the corresponding change in Ilp current 'Is' is seconded.
- \* Is is then plotted against Vor as shown in fig. The experiment is seperated for other values of 'Vcr' say 2V, 6V,... etc. (24A) Vcr=6

Ilp resistance is defined as the ratio of change in base-emitter voltage  $4V_{BE}$  to the resulting change in base-current  $\Delta \overline{I}_{B}$  at constant collector emitter voltage.

$$R = \frac{\Delta V_{BE}}{\Delta I_{B}} |_{VCE} \text{ constant} (600 \text{ to 400 r})$$

\* fig (a) Shows that, for a given level of  $V_{BE}$ ,  $\overline{I}_B$  is <u>reduced</u> when higher  $V_{CE}$  levels are employed. This is because higher ' $V_{CE}$ ' produces greater depletion region <u>penetration</u> into the base, reducing the distance b/w the CB & EB depletion regions. \* Thus more of the charge corriers from the emitter flow across the CB-Junction & less current flow from base terminal.

O/p characteristics :-IB=60MA (mA) 81 7 C S 4 2=20HA 3 2 IB= IONA Reakdown 1 4 2 6 8 10 12 14 (6 (V) -> VCB.

- By using base-emitter voltage 'VBE', 'IB' is maintained + constant at several convenient levels.
- 'Vec' is varied in suitable steps is at each step \* Ic value is recorded. The same procedure is repeated for different settings of IB.

If we plot a graph with 'Vce' voltage along × horizontal axis & the collector current 'I' along the vertical axis, we shall obtain a ofp characteristics as shown in fig 3,

\* olp resistance '20' is defined as the ratio of change In collector to emilter voltage 'AVCE' to the resulting. change in collector current 'AIC' at constant base current 'Ig'. (LOKI to SOKI)

 $q_0 = \frac{\Delta V_{CE}}{\Delta I_C} \left| \begin{array}{c} \text{constant} \\ \text{In} \end{array} \right|$ IR

- \* The olp characteristics curve is divided into 3 regions namely:
- >> Saturation region.
- a) Active region.
- 3) cut-off region.
- i) In Saturation region, when the collector to emitter Voltage  $V_{cE}$  is increased above zero, the collector current 'I' increases rapidly to a <u>saturation value</u>, depending, upon the value of <u>base unrent</u>.
- \* It may be noted that collector current Ic reaches to a Saturation value when Vcc 18 about 0.5 V.
- i) In <u>active region</u>, the collector current is <u>Bde</u> times greater than the <u>base current</u>. Thus Imall I/p current 'Is' produce a large ofp current <u>Ic</u>.
- iii) In <u>cutoff</u> region, when base current is  $Xero(I_B=0)$ , collector current is not zero $(I_c \neq 0)$ , a small collector current exists called severse leakage current ' $I_{CED}$ '.



\* Common emitter current gain characterietics shows the Variation of Ic as a function of Ic with constant 'Vce' i.e.'Va' is held at a convenient level y IB is varied in Suitable steps and at each step Jc value is recorded. Ic is then plotted as a function of Ic.

\* A vertical line is drawn through a selected VCE Value & the corresponding terels of Ic & IB are read along the line.



fig (): circuit for obtaining common-collector characteristic. IJP characteristic:

- \* In common collector circuit, collector terminal is common to both Ilp & olp terminal.
- \* Common collector I/p characteristics shows the variation of IB with  $V_{BC}$  at a constant  $V_{EC}$ .
- \* VEC is set to a convenient value. Noc is varied in suitable steps and at each step Is value is recorded.
- \* IB is then plotted against VBC as shown in fig D. The crpeaiment is repeated for other values of 'VEC' say 34,64 etc



frq 1: Il Characteristic.

fig (5) Bhows the common collector I/p characteristics. This is quite different from either CB & CE I/p characteristics. The difference is due to the fact that the I/p voltage VBC, is laxgely determined by the VEC level.

Applying KVL from emiller to base cht.  

$$-V_{EC} + V_{EB} + V_{BC} = 0.$$

$$V_{BC} = V_{EC} - V_{EB} \rightarrow 0$$

$$K \quad V_{EC} = V_{EC} - V_{EC} \rightarrow \mathbb{C}$$

$$x \quad At \ a \ constant \quad V_{EC} , \ Y \quad V_{BC} \ is \ increased , \ V_{CE} \ zeduces and at a a attest is decreased.
$$O[p \ characteristics :- \\ U_{EC} = 2V \quad 16 \\ is \\ V_{EC} = 2V \\ v$$$$

	N	DIT CALL	+ conconscation	
Comp	are vouou	ST Cultur	, and a contract	Jan 11, 4M (OL
sl.No	characteristic	Common Base	Common Erütler	Common collect
1	Input Resistance	Verylow (Ral)	Low(1hr)	High (sooks
2	Output Resistorie	Very high (1HD)	High (40 Kre)	Low (Sour)
3	Input woort	I <sub>C</sub>	Τ <sub>β</sub>	IB
4	outputwoont	Ic	Ic	ĨE
5	Enput voltage applied between	Emitter and Base	Base and Erutles	Base and cellecto
6	output voltage taken between	Collector and Base	Collector and Emiller	Enittel and collector.
7	waent amplification factor	$1  X_{dc} = \frac{T_c}{T_E}$	B <sub>d</sub> <sub>c</sub> = <u>I</u> <sub>c</sub> I <sub>B</sub>	IE IB
8	Current gain	dess than unity	High (20 to few hundreds)	High (20 to few hundreds
9	Vollage grin	Medium	Medeum	less Monunit
10	Applications	As a input stage of multistage	FOR audio Lignal amplification	For impedence Matching.